"FEE ADDRESS" INDICATION FORM

To: MAIL STOP: M Fee Correspondence U.S. Patent & Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450

Please recognize as the "Fee Address," under the provisions of 37 CFR 1.363, the following address:

> COMPUTER PATENT ANNUITIES, INC. 225 Reinekers Lane Suite 400 Alexandria, VA 22314

Payor Number: 000197

in the following listed application(s) or patent(s) for which the issue fee has been paid.

Patent No. Serial No. Patent Date US Filing Date Confirmation No. Attorney Docket No.

7,456,430 B1 09/544,801 11/25/2008

04/07/2000

1717

SEL 174

Respectfully Submitted,

Mark J. Murphy

Registration No. 34,225 Date: December 11, 2008

COOK ALEX Ltd. 200 West Adams Street Suite 2850 Chicago, Illinois 60606 (312) 236-8500

Customer No: 26568



(12) United States Patent Yamazaki et al.

(10) Patent No.: (45) Date of Patent: US 7,456,430 B1 Nov. 25, 2008

ramazaki et ai.		ki et ai.	(45) Date of Fatent:	1404. 23, 2000	
(54)	SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME		5,671,027 A * 9/1997 Sasano et al		
(75)	Inventors:	Shunpei Yamazaki, Tokyo (JP); Jun Koyama, Kanagawa (JP); Toru Takayama, Kanagawa (JP); Toshiji Hamatani, Kanagawa (JP)	5,767,930 A * 6/1998 Kobs	yashi et al 349/42	
(73)	Assignee:	Semiconductor Energy Laboratory Co., Ltd. (JP)	FOREIGN PATENT DOCUMENTS		
(*)	Notice:	Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.		1996	
(21)	Appl. No.:	: 09/544,801	(Continued)		
(22)	Filed:	Apr. 7, 2000	OTHER PUBLICATIONS		
(30)		oreign Application Priority Data (JP)	ence, Berlin, Germany, Sep. 6-9, 1999, pp. 33-37.		
(51)	H01L 29/	04 (2006.01) 257/72; 257/59; 257/347;	Primary Examiner—Sue A. Purvis 2577247. Assistant Examiner—Fazli Erdem		
(52)	257/350; 257/351; 257/344; 257/E27.111; 257/E29.275; 257/E29.278		(74) Attorney, Agent, or Firm—Cook Alex Ltd. (57) ABSTRACT		
(58)	Field of Classification Search		The invention primarily provides	gate electrodes and gate	
	See application file for complete search history.		wirings permitting large-sized screens for active matrix-type display devices, wherein, in order to achieve this object, the		
(56)	References Cited U.S. PATENT DOCUMENTS		construction of the invention is a s ing, on the same substrate, a pixel region and a driver circuit TFT pr	TFT provided in a display	
	5,245,207 A 5,247,190 A	9/1993 Friend et al	region, wherein the gate electrode driver circuit TFT are formed from gate electrodes are in electrical c with gate wirings formed from a se the connectors are provided out regions of the pixel TFT and the c	s of the pixel TFT and the a first conductive layer, the ontact through connectors cond conductive layer, and side the channel-forming triver circuit TFT.	
	5,643,826 A		36 Claims, 23 Drav	wing Sheets	

36 Claims, 23 Drawing Sheets

